Istituto di Scienza e Tecnologie dell'Informazione     
Caruso A., Chessa S., Maestrini P. Wafer-scale VLSI testing. In: 12th Workshop on Testmethods and Reliability of Circuits and Systems (Grassau, Germany, 19-21 March 2000). Proceedings, 2000.
No abstract available
Subject Wafer scale integration
C.2 Computer-Communication Networks
C.5.4 VLSI Systems
B.7.1 Types and Design Styles

Icona documento 1) Download Document PDF

Icona documento Open access Icona documento Restricted Icona documento Private


Per ulteriori informazioni, contattare: Librarian http://puma.isti.cnr.it

Valid HTML 4.0 Transitional