Istituto di Scienza e Tecnologie dell'Informazione     
Barsi F., Martinelli E. A VLSI architecture for RNS with mi adders. In: Integration, the VLSI Journal, vol. 11 pp. 67 - 83. Elsevier, 1991.
Over several years, RNS applications were limited to addition, subtraction and multiplication with results expected within a predetermined range because of the absence of explicit information on number magnitude in the residue representation. Hybrid notations have been proposed to overcome this obstacle. In this paper, an architecture for adding and overflow checking is presented which is based upon Residue Number Systems with Magnitude Index (RNS with MI) and its area-time complexity is evaluated. It is shown that considerable execution time reduction may result for a wide class of applications at the cost of a slight increase of area occupancy as compared with binary realizations.
Subject Addition
hybrid number system
overflow detection
residue number system with magnitude index
VLSI architecture
VLSI complexity

Icona documento 1) Download Document PDF

Icona documento Open access Icona documento Restricted Icona documento Private


Per ulteriori informazioni, contattare: Librarian http://puma.isti.cnr.it

Valid HTML 4.0 Transitional