PUMA
Istituto di Scienza e Tecnologie dell'Informazione     
Alia G., Martinelli E. An improvement of VLSI binary-residue converters for pipelined Processing. Internal note IEI-B4-05, 1986.
 
 
Abstract
(English)
No abstract available
Abstract
(Italiano)
The problem of designing VLSI system for converting integers to and from residue number system has been considered by some authors, in an attempt to optimize the area-time complexity of the device /1,2,3,4/. In this paper a new solution is provided, which exhibits VLSI complexity figures beteer than previously proposed in the area of pipelined applications.
Subject VLSI
Residue number system
area-time complexity
pipeline


Icona documento 1) Download Document PDF


Icona documento Open access Icona documento Restricted Icona documento Private

 


Per ulteriori informazioni, contattare: Librarian http://puma.isti.cnr.it

Valid HTML 4.0 Transitional