PUMA
Istituto di Scienza e Tecnologie dell'Informazione     
Lotti G. Area-time complexity of a parallel counter in VLSI technology. Internal note IEI-B79-28, 1979.
 
 
Abstract
(English)
With VLSI technology the chip area is a better measure of cost than the gate count. Aparallel counter requires a time proportional to log n and it is shown to require a chip area of order O(n log2n). If some constraints are released, a chip area of order O(n) can be obtained.
Subject


Icona documento 1) Download Document PDF


Icona documento Open access Icona documento Restricted Icona documento Private

 


Per ulteriori informazioni, contattare: Librarian http://puma.isti.cnr.it

Valid HTML 4.0 Transitional