Istituto di Scienza e Tecnologie dell'Informazione     
Frosini G., Gerace G. B. Synchronous and asynchronous procedures for the synthesis master-slave circuits. In: IEEE Transactions Computers, (25) pp. 1179 - 1184. The Institute of Electrical and Electronics Engineers, 1976.
The synchronous procedure and the asynchronous procedure for the synthesis of a master-slave circuit are examined.
Subject Master-slave sequential circuits
mode operations

Icona documento 1) Download Document PDF

Icona documento Open access Icona documento Restricted Icona documento Private


Per ulteriori informazioni, contattare: Librarian http://puma.isti.cnr.it

Valid HTML 4.0 Transitional